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Abstract 
The Internet Protocol (IP) is gradually gaining ground to be the de facto standard 
for the internetwork due to the rapid increase in popularity of the Internet. Over 
the past few years, we have witnessed the blossom of IP-based Internet 
applications and services such as streaming voice, video broadcast and multi-point 
video-conferencing, to name a few. Persistent innovations of novel Internet 
applications have been posing stringent requirements in terms of bandwidth and 
performance bounds on the underlying network that supports them. However, the 
IP protocol only offers best effort service and the existing network is going to 
reach its capacity due to the explosive growth of the Internet traffic. To meet the 
challenges, intense concern has been focused on the integration of the IP-based 
internetwork with the Asynchronous Transfer Mode (ATM) technology, which is 
high speed, reliable and possesses the quality-of-service (QoS) provisioning 
capability. 
Although ATM switching core is designed to cater for traffic of any kind, it is not 
particularly suitable and optimized to carry IP traffic. To support IP-over-ATM 
more efficiently, there is an urgent need to reengineer scheduling algorithms 
currently adopted in the ATM switch fabrics. 
In this thesis, our major contribution is a generalized scheduling strategy, denoted 
Deadline-ordered Burst-based Parallel Scheduling Strategy (DBFS), for IP-over-
ii 
ATM. We illustrate it with an exemplifying algorithm called Deadline-ordered 
Burst-based Parallel Iterative Matching (DBPIM). By deploying packet level 
scheduling policy and combined input-output fair queueing mechanism, our 
algorithm significantly reduces the delay experienced by IP packets and facilitates 
fair bandwidth resources sharing among traffic flows. From simulation results, 
DBPIM is also capable of protecting well behaving connections even in the 
presence of ill behaving traffic. 
Finally, we suggest a scheme called Quasi-static DBPIM that incorporates the 
quasi-static path switching principle and DBPIM algorithm to provide bandwidth 
guarantee in input-queued ATM switch. We demonstrate how the scheme 









但是網絡通訊協定只提供無保證的最佳服務（Best Effort Service)，再者現 
時網絡的負載量已接近飽和。爲了迎合互聯網絡未來的發展需要，以網絡通 
訊協定建構於異步傳輸模式技術（Asynchronous Transfer Mode, ATM)的解 
決方案漸漸引起廣泛的注意。異步傳輸模式技術具備高速，穩定及服務品質 
(Quality of Service，QoS)授予能力的優勢。 
雖然異步傳輸模式技術交換核心（ATM switching core)在結構上可以應付 
任何流量連接（Traffic)，但是它並未能有效地交換網絡通訊協定連接。所 
以，爲了使以上的方案能夠成功實現，我們急需改良現行應用於交換機 
(Switch )上的安排演算法（Scheduling Algorithm ) ° 
本論文的主要貢獻在於提出一個名爲限期序列包封層次平行安排策略的整合 
原理(Deadline-ordered Burst-based Parallel Scheduling Strategy, DBFS ) ° 我 
們並用限期序列包封層次平行循環配對（Deadline-ordered Burst-based 
Parallel Iterative Matching, DBPIM)演算法的具體例子闡述此一原則。通過 
包封層次安排（Packet Level Scheduling)及結合輸入輸出端口公平排列機制 
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While the Internet has quietly served as a research and education vehicle for more 
than two decades, the last few years have witnessed its tremendous growth and its 
great potential for delivering various services. Coupled with the tremendous 
physical growth of the Internet is the diversity of the services it can provide. In 
particular there is a great demand for the Internet to provide quality-of-service 
(QoS) guarantees for a wide range of novel Internet applications. However, the 
capacity of the existing underlying network structure has been pushed to the limit 
and the Internet Protocol (IP) that relies on it is connectionless and is only able to 
provide best effort services. Hence, there has raised intense interest in replacing 
the existing underlying network by the ATM switched network, which is high-
speed, reliable and possesses QoS provisioning capability. 
In high-speed ATM switching core, the role of a cell scheduling algorithm is to 
determine which cell to send during each time slot when more than one cell is 
destined for the same output. Traditional scheduling algorithms in which only the 
cell at the head of the input queues are eligible for routing limit the maximum 
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throughput of input-queued switches to 56.8% due to the head-of-line (HOL) 
blocking effect. However, new scheduling algorithms deploying Lock-Ahead and 
Virtual Output Queueing (VOQ) can achieve a theoretical throughput of 100%. 
This makes input-queued switches very appealing since they are less expensive to 
build than output-queued switches. Yet, most of these algorithms are not suitable 
for switching IP traffic. As an IP packet enters the ATM network, it is segmented 
into a number of cells. Since most existing algorithms consider the incoming cells 
to be independent, cells originated from the same IP packet will be switched and 
transported separately. As a result, these cells may experience vastly different 
delay which, subsequently, complicates the reassembly process. In addition, it is 
very difficult to exercise QoS controls in input-queued switches for such 
scheduling strategy. 
To circumvent the shortcomings mentioned above, we propose a scheduling 
policy denoted Deadline-ordered Burst-based Parallel Scheduling Strategy 
(DBFS). The strategy, on one hand, preserve the desirable features of parallelism 
and iteration as in parallel iterative matching (PIM) that enable the switch to be 
scalable and operate in high speed. On the other hand, by noticing the 
vulnerability of PIM and the like algorithms to misbehaving traffic flows as no 
fairness measure is imposed in the three phases maximal matching process, we 
suggest a combined input-output fair queueing mechanism with a view to render 
protection to well behaving flows and facilitate fair bandwidth allocation. We 
will elaborate the details later in this thesis. 
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1.1 Thesis Overview 
Here is the organization of the thesis: 
• Chapter 2 puts our work in context by describing background knowledge 
and related work. We will describe the IP-over-ATM perspective. Then we 
will discuss major scheduling issues in output-queued and input-queued 
switches. Specifically, we will focus on fair queueing concept in output-
queued switch and ways to eliminate head-of-line blocking in the input-
queued counterpart. 
• Chapter 3 presents the details of our proposed policy, the DBFS Strategy. 
We also demonstrate it with an exemplifying algorithm denoted Deadline-
ordered Burst-based Parallel Iterative Matching (DBPIM). We show how 
our algorithm achieves low burst delay and enforces fair bandwidth 
sharing through simulation. We also formulate the analysis framework for 
future work. 
• Chapter 4 suggests the way to incorporate DBPIM algorithm with the 
quasi-static path switching principle to provide bandwidth guarantees to 
connections and exploit switch capacity. 
• Chapter 5 summarizes the contribution of our work. 
3 
Chapter 2 
Background and Related Work 
2.1 Emergence of IP-over-ATM 
As the popularity of the Internet increases, the Internet Protocol (IP) has become 
an increasingly accepted protocol for computer communications. IP is a 
connectionless network layer protocol capable of supporting point-to-point and 
multicast communications. Each IP datagram is routed from its source to 
destination hop-by-hop via a number of IP routers. The delivery service is called 
best-effort as no quality-of-services (QoS) is guaranteed. 
With a surge of business activities on the Internet, users are demanding more 
bandwidth and QoS support for multimedia applications. These applications 
generally require the underlying network to provide predictable and bounded 
packet delay, loss rate and minimum bandwidth. The best-effort service of the 
Internet can no longer satisfy these requirements. The underlying network must be 
high-speed, efficient, reliable and able to provide QoS support. As a result, the 
Asynchronous Transfer Mode (ATM), which is a high-speed packet-switching 
4 
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technology, has become a prime candidate as an underlying link-layer mechanism 
for carrying IP packets. 
ATM possesses a number of desirable features. In an ATM network, information 
is transferred in fixed-length cells of size 53 bytes. This enables the ATM 
switches to operate at a higher bit rate than conventional IP routers. In addition, 
ATM is connection-oriented and supports QoS on demand. As a result, there have 
been a lot of research and development efforts to exploit these desirable features 
of ATM in an IP internetwork. 
Nevertheless, numerous technical issues need to be resolved before IP-over-ATM 
becomes successful. In this thesis, we will investigate and address the scheduling 
issue that is crucial for the integration. 
2.2 ATM Architecture 
While a number of ATM switch architectures have been proposed in the literature, 
the one under consideration ismNxNnon-blocking switch. That is, the Ninputs 
are connected to the N outputs via a non-blocking interconnection network. The 
switch being non-blocking means that only external conflicts can occur at the 
input or output ports of the switch. That is, a cell may be sent from any input to 
any output, provided that no more than one cell is received by the same output. In 
fact, most state-of-the-art switches employ non-blocking switching fabrics. [1] 
Because of the unscheduled nature of packet arrivals to a switch, more than one 
packet may simultaneously arrive at different input ports and be destined for the 
same output port. Since in a time slot, only one packet is allowed for transmission, 
5 
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output contention will be resulted. As such output contention is unavoidable in the 
switch, it is thus important to implement some kind of scheduling mechanisms to 
resolve the conflicts. In addition, those who lose in contention will be enqueued 
for transmissions thereafter. Hence, queueing scheme should be employed to 
buffer the backlogged packets. In the literature, there exist two categories of 
queueing strategies for ATM switches. They are accordingly input-queueing and 
output-queueing schemes. 
Many scheduling mechanisms have been proposed for both the input-queued and 
output-queued switches. Those sophisticated and related ones will be described in 
the following sections. 
2.3 Scheduling issues in output-queued switch 
In an N x A^  output-queued switch as shown in figure 2.1, when a packet arrives at 
an input port, it is immediately put into the buffer that resides at the corresponding 
output port. Because packets destined for the same output port may arrive 
simultaneously from many input ports, the output buffer needs to enqueue traffic 
at a much higher rate than a single port may dequeue it. This can be achieved by 
providing multi-path inside the switch or operating the switch fabric at N times 
the line rate. Since all the arriving packets are output queued (figure 2.2), fair 
scheduling policies can be enforced perfectly. 
6 
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丄 丄 
• switch 參 
• fabric • 
• • 
N N 1 
Figure 2.1 AnNxNoutput-queued switch. 
A plethora of scheduling policies or services disciplines have appeared in the 
literature [2] for output-queued switch. Such service disciplines can be classified 
as either work-conserving or non-work conserving. For a work conserving 
discipline, a server is never idle when there is a packet to send. For a non-work 
conserving discipline, on the other hand, each packet is assigned, either explicitly 
or implicitly, an eligible time. Even when the server is idle, if no packets are 
eligible, none will be transmitted. 
In this section, work conserving service disciplines will be described. In particular, 
we will focus on the Fluid Fair Queueing (FFQ) and its related algorithms. 
… E E ？ o ^ …I_nJI_4_1_NJI_2] i"i 
^ L p a c k e t belonging to input i 
Figure 2.2 Scheduling of packets in the output port. 
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FFQ 
FFQ or Generalized Processor Sharing (GPS) is perfectly fair for single server 
scenario in output-queued switch. This is because it allocates the whole output 
link capacity to all the backlogged connections in proportional to their 
corresponding transmission rate requirements. The algorithm is based on the ideal 
fluid flow model where the server is assumed to be capable of serving all 
backlogged connections instantaneously and simultaneously. 
Besides, FFQ is a general form of the head-of-line processor sharing service 
discipline (HOL-PS) [3]. With HOL-PS, a separate FIFO queue is maintained for 
each connection sharing the same link. At any time interval when there are exactly 
N nonempty queues, the server serves the N packets at the head of the queues 
simultaneously, each at a rate of one of the link speed. While a HOL-PS server 
serves all nonempty queues all at the same rate, FFQ allows different connections 
to have different service shares. A FFQ is characterized by N positive real 
numbers,於 ,�么，••.��"�each corresponding to one queue. At any t i m e r , the 
service rate for a non-empty queue i is exactly 
(b. u c 
y 6 
jL^Jeliir) Yj 
where B(j) is the set of nonempty queues andC is the link speed. 
Thus, FFQ serves the nonempty queues in proportion to their service shares. 
Though FFQ is perfectly fair, it is, however, impractical as it assumes the server 
can serve all connections with nonempty queues simultaneously and that the 
traffic is infinitely divisible. Thus, various approximating schemes have been 
8 
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proposed to emulate the FFQ service in a realistic packet switch. These 
approximating algorithms, also known as deadline-ordered service disciplines, 
like fair queueing (FQ) [4] and its weighted version (WFQ) [5] and self clocked 
fair queueing (SCFQ) [6] all employ a similar sorted priority queue mechanism to 
schedule packets. In such mechanism, there is a state variable associated with 
each connection to monitor and enforce its traffic. Upon arrival of a packet, the 
state variable is updated according to 
• the reservation made for the connection during the connection setup time and, 
_ traffic arrival history of this connection and/or other connection during the 
data transfer. 
The packet is then stamped with the value of the state variable for the connection 
it belongs to. The stamped value is used as a priority index that determines the 
order of service. In WFQ, WF^Q, and SCFQ, the state variable is referred to as 
virtual finish time (F). 
WFQ and WFQ 
2 
WFQ and WF Q are two packet policies that try to approximate the FFQ or GPS 
policy. In WFQ, when the server is ready to transmit the next packet at time r , it 
will select the one that would complete service in the corresponding FFQ system. 
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where the subscripts j and k serve as the indices for connection and packet 
respectively. 
is the system virtual time at time t , which is a measure of the system 
progress. 
a) is the arrival time of the k!^ packet on connection j . 
LI) is the packet length. 
冷丨 is the bandwidth reservation for connection j . 
The virtual time function V{ ) during any busy period [r,, Q ] is defined as follows: 
二 0 
dV{T) 1 ^ 
w h e r e 5 � �（ r ) i s the set of backlogged connections at t imer under the reference 
FFQ system. In FFQ, if connection j is backlogged at time r, it will receive a 
service rate of 
'乌,C 
d r � 
While WFQ considers only finish times of packets in the FFQ system, WF^Q uses 
both start times and finish times of packets to attain a more accurate emulation. In 
2 
WF Q, when the next packet is chosen for service at t i m e r , rather than selecting 
it from among all the packets at the server as in WFQ, the server only considers 
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the set of packets that have started (and possibly finished) receiving service in the 
corresponding FFQ system. 
An example is given thereafter to illustrate the difference between WFQ and 
2 . . . 
WF Q. For simplicity, assume all packets have the same size of 1 and the link 
speed is 1. Also, let the guaranteed rate for connection 1 be 0.5, and the 
guaranteed rate for each of the other 10 connections be 0.05. In the example, 
connection 1 sends 11 back-to-back packets starting at time 0 while each of the 
other 10 connections sends only one packet at time 0. If the server is FFQ, the 
first 10 packets in connection 1 will take 2 time units each to be transmitted and 
the last one 1 time unit accordingly. For packets of other connections, each will 
take 20 time units. 
Under the reference FFQ system, the packet starting and finishing times of the 11 
connections are tabulated as below: 
Packet pk丨 Starting time Finishing time 
A: = 1-..10,7=1 2{k-\) 2k 
k = \l,j = \ 20 21 
k = \,J = 2---U 0 20 
Table 2.1 The starting and finishing times of the 11 connections, 
where the k!^ packet on connection j is denoted hyp). 
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2 4 6 8 10 12 14 16 18 20 22 
connection 1 
I I I I I I I I I I I I I I I I I I I • I I ^ P-0.5 
20 







个 connection 11 
1 P=0.05 
-U__I__I__I__I__I__I__I__I__I__I • 
2 4 6 8 10 12 14 16 18 20 20 20 20 20 20 20 20 20 20 20 22 
个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 个 WPn cprvirp 
I I I I I I I I I I s e r v i c e 
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I I ! I I I ! I I I S I I I ! I i I ! I I I i I I I ! I I I i I I i i I I I ! I I I > order 
Figure 2.3 Difference between WFQ and WF^Q. 
2 
For the same arrival pattern, WFQ and WF Q will give a different service order. 
Under WFQ since the first 10 packets on connection 1 all have FFQ finish time 
smaller than packets on other connections, the server will serve 10 packets on 
connection 1 back to back before serving packets from other connections. 
2 
Under WF Q, however, all packets at the head of each connection's queue have 
started service in the reference FFQ system. p\ has the smallest finish time in 
FFQ and will be served first. At time 1，there are still 11 packets at the head of the 
queues. Though pf has the smallest finish time, it will not be eligible for 
transmission until time 2 in the reference FFQ system. While the other 10 packets 
have started service at time 0 at the FFQ system, they are eligible for transmission. 
Since they all finish at the same time in the reference system, the tie-breaking rule 
12 
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will give highest priority to the connection with the smallest number, that is p\ 
will be served. Follow the same reasoning, the service order under WF^Q can be 
decided accordingly. From the service orders shown in figure 2.3, we notice that 
2 




While WFQ and WF Q can achieve an accurate approximation to a fair FFQ 
system, the emulation of a reference FFQ server is, however, computationally 
expensive. Hence, many other alternatives are proposed. Among them, the 
simplest one should be virtual clock (VC) [7]. The service policy aims at 
emulating the time division multiplexing (TDM) system. Each packet is assigned 
a virtual transmission time, which is the time at which the packet would have been 
transmitted were the server actually doing TDM. 
The virtual clock scheduler uses real time function to approximate the virtual time 
function. That is, the scheduler assigns 
广 ( 0 = ,, for r > 0 
The state variable of virtual clock is called auxiliary virtual clock (awx FC). The 
k^ h packet from the backlogged connection is time stamped with a value equal to 
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Figure 2.4 illustrates the working principle of virtual clock with a simple example. 
In the example, there are totally three connections sharing the same output link. 
All connections specify their traffic characteristics and reserve resources 
accordingly. Connection 1 and 2 have average inter-arrival time of 5 time units, 
while connection 3 has average inter-arrival time of 2 time units. For simplicity, 
assume packets from all the connections have the same size and it takes one time 
unit to transmit one packet. The arrival patterns of the three connections are 
depicted in the first three timelines. As depicted in the figure, connections 1 and 2 
send packets at a higher rate than reserved while connection 3 sends packet 
according to the specified traffic pattern. The fourth timeline shows the service 
order of packets when the service discipline is FCFS. In this case, even though 
connection 3 reserves more resources, the misbehaviors of the other two 
connections affect its performance. 
While for virtual clock, the service policy assigns each packet a virtual 
transmission time based on the arrival pattern and the reservation of the 
connection to which the packets belong to. The fifth timeline shows the virtual 
transmission time assignment which governs the transmissions of packets. The 
service order of packets under the virtual clock policy is shown in the last timeline. 
Although connections 1 and 2 send packets at a higher rate, the virtual clock 
policy ensures that the well behaving connection will get the expected 
performance. 
14 
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. . . connection 1 
I » i » I » 1 1 1 i I I I I I I I I I I _ • average inter-arrival: 5 units 
• • � • � 
j j j j j … connection 2 
I i 111111111 I I I I_I I I I 1__^ average inter-arrival: 5 units 
个 个 
• , , connection 3 
I I 111 111 I I I I I I I I 1 _ • average inter-arrival: 2 units 
, 1 , 1 , 1 , 1 . 1 FIFO 
I I t I I I i I I I • • t ��� v^  
I » 1 1 1 . 1 1 1 , 1 1 1 M . 111.111 M I I ^ service order 
骨 4 K 4 \ ^^ ^ 4 K 骨 
• I l l •丨•:!丨丨丨 I I I l!!l I I " . I ^ virtual times 
i I « I i I I j , j . . . Virtual Clock 
I i 111 l l i I l l 11111111 i 1, 111 I I � service order 
Figure 2.4 An example of virtual clock. 
Self-clocked Fair Queueing 
The virtual clock is defined with reference to the static TDM and the calculation 
of the virtual transmission time is independent of the behaviors of other 
connections. The delay of a packet depends on the entire arrival history of the 
connection, which is summarized in the state variable. As a result, once a 
connection misbehaves, it may be punished regardless whether such misbehavior 
affects the performance of other connections. To illustrate, consider figure 2.5, in 
the beginning packets of connection 1 arrive at every time slot while connection 2 
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2 4 6 18 20 22 24 26 28 30 
connection 1 
l_ _L _L r i J _ L J _ L J _ | _ I I I I J _ L • … • average inter-arrival = 2 units 
10 12 14 16 18 20 22 24 26 
个个个个 A A A A A connection 2 
I I I I I I I I I average inter-arrival = 2 units 
I I I I I I • ! • ! • !•！ • ! • ! • ! • l ! l • ! • • • • • 产 der virtual Clock) 
2 4 6 18 10 12 14 16 18 20 20 22 22 24 24 
''''''TTTTT 'itt Virtual Clock 
I I I •• * i I 111 i 111 i I i , • I • • • • service order I I I I I I I 1 I h I • • • • _ I • " I I • " • • " ,署 I ^ 
Figure 2.5 Unfair service order in virtual clock. 
is idle. Thus, at time slot 10, the auxiliary VC of connection 1 is increased to 20. 
While packets of connection 2 begins to arrive starting at time slot 10，the time 
stamp assigned is then 10 and onwards since auxVC is at least the real time value. 
In this case, packets from connection 1 are backlogged until the virtual clock of 
connection 2 is increased to 20. Connection 1 is punished by its misbehavior in 
the past even though it did not affect the other connection. 
To approach WFQ more accurately while getting rid of the above unfairness, a 
new service discipline denoted self-clock fair Queueing (SCFQ) is proposed in [6]. 
The computation of time stamp is, essentially, the same as virtual clock. The 
major difference is that SCFQ uses virtual finish time of the packet in service as 
the current virtual time value. Upon the arrival of a packet, the scheduler assigns a 
time stamp according to the following updating rule: 
16 
Chapter 2 Background and Related Work 
max 編 (2.3) 
where V^ (t) is the finish time of the packet in service. 
Fig 2.6 shows the service order of packets under SCFQ for the same arrival 
pattern as shown earlier. Under SCFQ, the credit accumulated when a connection 
is idle will be erased. As a result, by comparing the third and fourth timelines, the 
packet service order of SCFQ is different from that of VC. Obviously, SCFQ 
gives a fairer service order than VC in the presence of idle connection. 
2 4 6 18 20 22 24 26 28 30 
JilJrili ill ill ill ill ill ilr-i . c�二n 1 
20 22 24 26 28 30 32 34 36 
个 个 个 个 个 个 个 个 个 
• � I • • • I • i ‘ � 
• I I I I I , i , i , i | i | i , i , i , , i , , I , , connection 2 I 丨丨丨丨丨丨• • • I • 1111 • i I • I III III 1 • p = 1/2 
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Figure 2.6 Service order under SCFQ. 
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2.4 Scheduling issues in input-queued switch 
An output-queued switch is generally referred to as the ideal switch in terms of its 
performance on throughput, fairness and controlled packet delay. However, for an 
N X N output-queued switch, the interconnection network must be N times faster 
than the external line rate. Moreover, the scheduling polices used are usually 
computationally expensive. These drawbacks inevitably limit its speed and 
scalability. In contrast, input-buffered switch with a first-in-first-out (FIFO) queue 
for each input is scalable attributed to its simplicity. However, FIFO input-queued 
switches suffer from a performance bottleneck, namely head-of-line (HOL) 
blocking [8]. That is when the cell at the head of the queue is blocked, all the cells 
behind it in the queue are prevented from being transmitted, even when the 
destined output port is idle (figure 2.7a). It was shown through mathematical 
analysis and computer simulation that HOL blocking limits the throughput of each 
input port to a maximum of 58.6% under uniform random traffic, and much lower 
than that for bursty traffic [9]. 
Various approaches have been proposed to circumvent the shortcomings 
associated with FIFO input queueing. Two fundamental methods are introduced 
here: 
1. Output expansion 
By allowing more than one packet to reach an output simultaneously [10], the 
throughput of a switch can be increased. Several methods can be used to achieve 
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the task. We can either speed up the internal switching fabric [11], or employ 
channel grouping technique [9]. 
2. Input look-ahead contention resolution [13] 
As usual, the input can only transmit one packet per time slot. However, a 
window of size W is maintained in each input queue. And the packets fall within 
the window size will be eligible for transmission (figure 2.7b). Simulation and 
analysis show that this relaxation of packet transmission eligibility does improve 
the switch throughput. In short, the larger the window size, the higher the 
throughput. 
Only one of the packets Window size =2 
can be transmitted H ^ ^ 
m m • ^ ― m m ® 
m m . 2 m m • 
Cannot be E T ] Q ] • v F T I CT ^ ^ 
transmitted even 
output 2 is idle 
m m ^ 
I — j packet to be transimtted in next 
time slot 
(a) (b) 
Figure 2.7 (a) HOL blocking. (b) Look-ahead scheme (W=2). 
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Parallel iterative matching 
Anderson et al [13] considered the scheduling problem in input queued switch as 
a bipartite matching problem of finding conflict-free pairing of inputs to outputs. 
And a scheduling algorithm is used to find as many conflict-free pairings as 
possible using as little time as possible. Owing to the fact that, finding a 
maximum matching is computationally complex, [13] proposed an algorithm, 
denoted parallel iterative matching (PIM), to find a maximal matching^ PIM uses 
parallelism, randomness, and iteration to find a maximal matching between the 
inputs that have buffered cells for transmission and the outputs that have queued 
packets (at the inputs) destined for them. Maximal matching is used to determine 
which inputs transmit cells over the non-blocking switch to which outputs in the 
next time slot. Specifically, their matching algorithm iterates the following three 
steps until a maximal matching is found or a fixed number of iteration is 
performed. 
Request: Each unmatched input sends a request to every output for which it 
has a queued packet. 
Grant: If an unmatched output receives any requests, it grants to one by 
randomly selecting a request uniformly over all requests. 
Accept: If an input receives grants, it accepts one by selecting an output 
among those that granted to this input. 
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Figure 2.8 illustrates how PIM works in one iteration. Firstly, in the Request 
phase, every unmatched input port sends a request to every output port whenever 
there is backlogged packet for it. As depicted in figure 2.8, input port 0 sends 
requests to output ports 0 and 1 simultaneously. Then, in the Grant phase, if an 
unmatched output receives multiple requests, it grants one randomly. For example, 
output 1 grants input 2 in the Grant phase below. Lastly, in the Accept phase, an 
unmatched input will accept one grant randomly on receiving multiple grants. 
Obviously, one or two more iterations is required for PIM to find a maximal 
matching in figure 2.8. 
m m • • o • • 
m m < mi • • 
m # — - ^ 3 • ^ ^ • • 
request grant accept 
Figure 2.8 An iteration of PIM. 
PIM provides a simple yet efficient framework for finding maximal matching in 
input-queued switch. The three phases communication between input and output 
‘ A maximal matching is a matching in which no unmatched input has a queued cell destined for 
an unmatched output; while a maximum matching is one with the maximum number if paired 
inputs and outputs. 
21 
Chapter 2 Background and Related Work 
ports are iterated in a distributed manner. This makes it possible to build high 
speed scalable switch fabric. 
Both simulation and analysis results showed that a throughput over 99% can be 
achieved by a VOQ switch under uniform traffic and scheduled by the four-
iteration PIM algorithm [14], regardless of the switch size. 
Despite the high throughput achieved by PIM, it is, however, incapable of 
supporting traffic with QoS support. Many alternatives have thus been proposed 
based on PIM in a way to rectify the shortcomings. 
In the next chapter, we will address the issue and present our strategy that is able 
to give QoS support in input-queued switch with a generalized input-output fair 
queueing policy. The details will be elaborated in the next chapter. 
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The Deadline-ordered Burst-based 
Parallel Scheduling Strategy 
3.1 Introduction 
One of the challenges for IP over ATM integration is to reengineer existing 
scheduling algorithms so that they will be optimized for IP traffic in input-queued 
ATM switch. 
In this chapter, we firstly present the drawbacks of scheduling algorithms 
traditionally deployed. Then, provoked by the observations, we propose a 
generalized scheduling strategy denoted the Deadline-ordered Burst-based 
Parallel Scheduling Strategy (DBFS) which is capable of addressing the QoS 
issue in IP over ATM scheduling. Together, we illustrate our scheme with a 
working algorithm called the Deadline-ordered Burst-Based Parallel Iterative 
Matching (DBPIM) and verify its performance by simulation. Lastly, we 
summarize our findings and suggest direction for future work. 
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3.2 Switch and Queueing Models 
3.3.1 Switch Model 
The switch under investigation is an TV x A^  input-queued non-blocking switch 
fabric. VOQ is adopted to eliminate the HOL blocking where N virtual output 
queues destined for each output is maintained at each input port, as illustrated in 
Figure 3.1.The head cells in the virtual queues are eligible for transmission on 
condition that the following two constraints are satisfied [15]: 
1) at most one cell can be transmitted from each input in a time slot and 
2) at most one cell can be received by an output in a time slot. 
I ti  




j fabric j 
： I 丄、 
‘ ― ^ ― — — • — — — — — ^ ― — _ • 
Figure 3.1 AxvNx A^non-blocking switch fabric with VOQs at each input port. 
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3.2.2 Queueing Model 
When an IP packet arrives at the ATM switch, it is firstly sliced into ATM cells of 
fixed length. While there are a few protocols available for the above task, AAL 5 
with null encapsulation is amongst the most popularly employed [16]. As cells 
originated from the same IP packet are destined for the same output, they give rise 
to the bursty and correlated characteristics of IP arrival traffic. Hence, throughout 
this paper, burst is used alternatively as a synonym for IP packet. 2-states Markov 
Modulated Bernoulli Process (2-MMBP) with parameters a and p is generally 
employed to model such bursty traffic [15]. The model is shown in Figure 3.2 
where the traffic source alternates between consecutive lengths of active and idle 
periods. 
Given the traffic load X and the mean burst size T, the parameters a and p can be 
derived as follows [15]. 
« 小 丄 " J - 义 ( 2 - 仅 ) 
T “ 1-A 
C J idle active ) 
l - a 
Figure 3.2 The 2-MMBP bursty traffic model. 
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3.3 The Deadline-ordered Burst-based Parallel Scheduling Strategy 
In this section, we will present our scheme in detail. Firstly, we will pinpoint the 
drawbacks of existing algorithms with illustrative examples. Then, based on the 
observations, we propose a scheme, making use of the scheduling policies 
introduced in chapter 2, to cater for each of the problems raised. 
3.3.1 Motivation 
Here, we state the motivation behind our strategy. Three aspects of the scheduling 
problems are discussed. We describe each of them accordingly. 
Inefficient cell level scheduling 
In an IP internetwork, the length of an IP packet is variable. In order to transmit 
an IP packet through an ATM switched network, the packet needs to be 
segmented into a number of ATM cells. At the receiving end, all the ATM cells 
corresponding to an IP packet must be correctly received before the IP packet can 
be reassembled and passed to the upper layers. If any of the cells is dropped, the 
entire packet must be discarded. Although there has been a proliferation of ATM 
scheduling algorithms, their designs are either unsuitable or not optimized for 
supporting IP traffic. 
Conventionally, scheduling algorithms for ATM switch fabric like PIM make 
decision on cell-by-cell basis. That is, cells belonging to the same packet or burst 
are scheduled individually with the inherent assumption that they are independent 
in nature. Such scheme can be efficient provided that the arrival traffic 
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assumption is fulfilled. Unfortunately, however, cell level scheduling mechanism 
was proven to be inefficient [15] as to cater for the bursty and correlated traffic, as 
for IP traffic. 
To illustrate, Figure 3.3 to 3.5 show three consecutive time slots of a 2 x 2 input-
queued switch with VOQ deploying generic PIM algorithm. For such a cell level 
scheduling algorithm, every incoming cell is scheduled independently and 
separately. For instance, the treatments received by a burst of cells, originating 
from the same IP packet with packet number 2, are traced in subsequent time slots. 
In time slot 1, the head cell is scheduled to the output. However, due to the cell 
basis nature of the scheduler, the remaining cells are backlogged in time slot 2. 
Obviously, cells originated from the same IP packet will be transmitted 
subsequently in a nonconsecutive and undetermined manner. 
As a result, this will give rise to vastly different delay as experienced by the 
constituent cells in going through the ATM switching fabric. This, inevitably, 
incurs heavy burden on the reassemble process at the receiving end in terms of 
buffer requirement and processing. In addition, the unbounded delay of IP packet 
makes the ATM switch difficult to support QoS for the upper layer applications 
and services. 
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Figure 3.5 PIM algorithm: Time slot 3. 
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Unfair allocation of bandwidth resources 
Consider a 2 x 2 input-queued switch as shown in Figure 3.6 and 3.7 in a 
particular time slot. There are altogether six flows admitted to the switch fabric. 
The aggregate bandwidth allocation of each flow are listed as below: 
Ao(0,0) = i A,(0,0) = 1 /lo(0’l) =丄 
4 2 8 
义�(1,0)=去 Ao(U) =去 Ai(U) =丄 
4 6 8 
where A, (i, j) represents the h!^ flow from input i to output j. 
As before, PIM with random grant and accept is used to schedule the backlogged 
flows. It is shown from the figures that two iterations will give the maximal 
matching. However, from the perspective of bandwidth allocation of flows, 
though the aggregate bandwidth of flows from input 0 to output 0 is significantly 
larger than those from input 0 to output 1， 
(0,0) + A, (0,0) = j + 1 = 1 » (0,1) = 1， 
it does not get scheduled according to the bandwidth resource claimed. 
圓 Y T \ � 
/ \ � n • V-" • V � I 
— T ^ — I — 1 ‘ — • I — I I_ “ 
2 2 I  
Request Grant Accept 
Figure 3.6 Time slot 1, iteration. 
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Figure 3.7 Time slot 1， i t e ra t ion . 
Since the scheduling algorithm makes decision regardless of the bandwidth 
allocation of flows, it will deteriorate the switch performance if we are to support 
QoS for each connection. 
Vulnerability to misbehaving flows 
As mentioned previously, the three phases maximal matching of PIM and the like 
algorithms are simple, distributed and able to achieve high throughput to switch. 
In spite of the desirable features mentioned, it has drawbacks that, when there are 
multiple grants 
or acceptances, the corresponding input or output ports choose one 
randomly. This results in loose delay bound of flows. Most importantly, such 
scheme is susceptible to misbehavior of flows and thus is unable to provide 
guaranteed performance service to well behaving traffic flows. A flow is said to 
exhibit misbehaviour if it violates the contract committed during the call 
admission stage and seeks after more bandwidth resources than it previously 
declared. There are three sources of variability contributing to the above 
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phenomenon. They are, accordingly, ill-behaving traffic sources, network load 
fluctuation and unconstrained best-effort traffic [2]. If no measure is imposed to 
regulate such misbehaving traffic, well behaving flows' resources will eventually 
be soaked up by this misbehaving one which, inevitably, leads to unfair share of 
resources. Hence, it is essential that a scheduling algorithm should meet the 
performance requirements of well behaving traffic flows even in the presence of 
misbehaving flows. 
3.3.2 Strategy 
Attributed to the above observations, a generalized scheduling strategy denoted 
deadline-ordered burst-based parallel scheduling (DBFS) is proposed to cope 
with bursty and correlated traffic in general. The scheduling strategy, on one hand, 
preserves the desirable feature of parallelism as in PIM, whilst, on the other hand, 
addresses the QoS issues by integrating the deadline-ordered decision making 
scheme as well as the packet level scheduling methodology. 
The DBFS strategy comprises three principles. There are described as follows: 
• Packet level scheduling 
We exploit the bursty and correlated nature of IP traffic by scheduling them in 
packet level. That is, cells belonging to the same burst will be scheduled for 
transmission in entire entity. Once a match is found for a burst, the path will 
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be kept valid until the last cell of the burst is sent. In other words, we reserve 
into the future enough among of time slots for consecutive transmission of a 
burst. By deploying packet level switching, the ATM switch fabric is able to 
deliver a better delay performance to IP traffic than before. It also has an 
added advantage of simplifying the reassembly process at the receiving ends. 
• Parallel and iterative bipartite matching 
We preserve the appealing properties of parallelism and iteration as in PIM. 
That is we adopt the three phases (request, grant and accept) framework of 
PIM to find conflict-free paring of inputs and outputs iteratively. Each input 
port sends request to output ports whenever there are backlogged cells for 
them. And the output ports make localised decision based on the requests they 
receive. There is no information exchange between unconcerned ports and 
hence, such a parallel iterative matching of inputs and outputs allows the 
switch to be scalable and operate in high speed. 
• Generalized input-output fair queueing 
While QoS guarantees in an output-queued switch can be enforced perfectly 
by employing suitable service disciplines for each output port independently, 
it is, in general, difficult to support QoS in input-queued switch. This is due to 
the limited switching capability of the input-queued switch. As a result, some 
packets may not be transmitted promptly across the switching fabric when 
they should receive service. Consequently, the packets which fail to go 
through the switching fabric lose their chances of being served, which may 
result in violating their QoS. Provoked by the above observation, by extending 
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the idea of fair queueing in output-queued switch, we propose to implement 
fair queueing scheme in both input and output ports for input-queued switch to 
regulate traffic flows for fair allocation of bandwidth resources. 
We speculate that such a generalized input-output fair queueing policy is able 
to give a deterministic performance bound to IP traffic as heralded by 
simulation results presented later. We will formulate the analysis model at the 
end of this chapter. 
3.4 The DBPIM Scheduling Algorithm 
To exemplify the working principle of the DBFS strategy, PIM is adapted to 
realize our second principle while one of the service disciplines, Self-Clocked Fair 
Queueing (SCFQ) is employed to enforce the fair input-output queueing. The 
resulting scheduling algorithm denoted DBPIM is described in detail thereafter 
along with an illustrative example. SCFQ uses, in essence, a sorted priority queue 
mechanism. Similar to other work-conserving disciplines, there is a state variable, 
specifically virtual finish time in SCFQ, associated with each traffic flow. Upon 
arrival of each packet from that flow, the variable is updated according to the 
algorithm. The packet is then stamped with the value of the state variable for the 
flow for priority queueing. SCFQ is attractive for its low computation complexity 
[2]. In our DBPIM implementation, the virtual time of every switch port is 
updated independently in a distributed manner, and hence, makes the switch 
scalable in size. 
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3.4.1 Algorithm 
Before proceeding to the algorithm, a few terms need to be defined first. When a 
burst with packet number n destined for output j arrives at input i，it is first 
mapped to a logical flow queue according to the flow k it belongs to. 
Each burst is assigned with a 2-tuple service tag [inStamp.j^, OutStamp") which 
are calculated by the deadline-ordered scheme employed (i.e. SCFQ). The input 
time stamp InStamp.j^ and output time stamp OutStamp" are calculated according 
to the virtual times of the input and output ports respectively. Finally, the head 
cell in the burst, where a 2-tuple service tag is attached, is called Head cell Of 
Burst (HOB). 
The three phases DBPIM scheduling algorithm is verbally described as below: 
Request: While the previously matched connections are kept valid until all 
the constituent cells of the burst are transmitted, every unmatched 
input port send a request (by selecting the smallest output time 
stamp among logical flows) to every output whenever it has a 
unscheduled backlogged flow. 
Grant: On receiving the requests, each unmatched output grants the 
request with the highest priority output time stamp OutStamp" ’ 
Accept: If an input port receives more than one grant, it accepts the one 
with the highest priority input time stamp InStamp"^. 
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The algorithm can be iterated until maximum matching is found or for a specified 
number of times. 
The Request phase makes use of the packet level scheduling concept by keeping 
all the previously matched connections untouched until the last cells of the bursts 
are transmitted. Deadline-ordered scheme is endorsed in the Grand and Accept 
phases to regulate the resources allocation according to the reservations made at 
the first place. 
3.4.2 An example of DBPIM 
To serve as an illustration, consider a 3 x 3 input-buffered switch with VOQs for 
each input port. Here, we assume there is a flow destined for each output from 
each input. Thus, there are altogether nine connections admitted to the switch and 
their corresponding bandwidth requirements are listed below: 
= i ；1(0,1) = -^ A(0,2) = i 
= ^  /l(U) = i ；1(1,2) = 1 
o o 3 
；1(2，0) = 4 .1(2,1) = i /i(2,2) = i 
2 8 6 
The DBPIM algorithm will invoke twice in each time slot to find conflict-free 
matching between inputs and outputs. Here, we demonstrate how to compute the 
2-tuple service tag ’OutStampi) for incoming IP packets. For instance, 
in figure 3.8, there are two bursts each consisting of 2 cells destined for output 2 
arriving at input 1 back to back. Firstly, they are mapped to logical flow queue 
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Fo”(l,2) and F�”+i(l,2) as there is only one flow targeted for each output from 
input 1. 
As depicted in figure 3.8, the port virtual times for input 1 and output 2 are 7 and 
8 respectively. According to the SCFQ updating rule (2.3)，the port virtual times 
and the bandwidth allocated A(l，2), the 2-tuple service tag of Fo”(l,2) can be 
derived accordingly as below: 
2 
InStamp 丨“ =max(7,0) + — = 13 
2 
OutStamp" = max(8,0) + — = 14 
For Fo""'(1,2), we have 
InStamp';:^ = max(7,l 3) + ^ = 19 
jy J 
OutStamp 丨= max(8,14) + ^ = 20 
Similarly, we can derive the 2-tuple service tag for every incoming burst.  
system virtual times 
: 二 1 ~ ~ ~ “ 
jT2,16|r__ Ti3,14 Ij \ 
[inStampl^^ ’ OutStampl) \ 
Figure 3.8 2-tuple service tag calculation. 
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Figure 3.10 iteration, DBPIM. 
Figure 3.9 shows the iteration of the DBPIM algorithm. In Request phase, 
since input 0 has a connection previously set up, only inputs 1 and 2 send requests 
for every backlogged flow. During the Grant phase, instead of randomly grant a 
request, each unmatched output grants request on merit of the output time stamp 
associated with each HOB. For example, in figure 3.9, on receiving the multiple 
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requests from inputs 1 and 2 simultaneously with output time stamp values 11 and 
14 respectively, output 0 grants input 1 for its smaller virtual finish time. Likewise, 
in Accept phase, each unmatched input accepts grant according to the input time 
stamp associated to each virtual output queue. As from the example, input 1 
receives multiple grants from outputs 0 and 2 simultaneously. Following similar 
argument, it accepts output 1，s. 
For the 2"�iteration, in figure 3.10, only the unmatched input 2 sends requests to 
outputs. The unmatched output 2 then grants the request. Hence, a maximal 
matching can be found in two iterations and the scheduling process completes. 
After transmitting the scheduled cells, the system virtual time of both inputs and 
outputs will be updated accordingly. 
3.5 Simulation Results 
In this section, simulation results are presented and discussed to validate our 
DBPS strategy. For comparative purpose, the burst-based parallel iterative 
matching (BPIM) which has random grants and accepts policy is implemented to 
compare with our exemplifying algorithm, the DBPIM. As before, SCFQ is 
employed to calculate the 2-tuple service tag. The IP arrival traffic for each input 
of a 16 X 16 non-blocking switch is generated by the 2-MMBP model and they are 
assumed to destine uniformly over all outputs except otherwise specified. 
The parameter of paramount concern is burst delay, which is defined as the time 
interval between the appearance of the HOB at the switch's input and the arrival 
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of the last cell of the burst at the switch's output [14]. In our research work, we 
step forward to focus on the worst case flow burst delay since it is the flow delay 
performance bound that is crucial when we are to support guaranteed service for 
the ATM switches [2]. Figure 3.11 shows the worst case mean burst delay among 
flows with T equals 16. It is shown that, under the uniform traffic scenario, 
DBPIM scheduler begins to advantage the BPIM when the switch approaches full 
load. This is important since ATM switches are designed to support stringent 
traffic load. Thus, DBPIM is more capable than BPIM to achieve the goal. 
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Figure 3.11 The worst case mean burst delay among flows for uniform traffic with 
T = 1 6 . 
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Obviously, uniform traffic assumption is far from realistic. It is not uncommon 
that traffic flows misbehave due to various reasons as mentioned before. If no 
measure is imposed to regulate such misbehaving traffic, the well behaving ones 
would be deprived of. This is evidenced from figure 3.11a and 3.11b. The 
simulation configuration is the same as before except that a flow for an output is 
set to send packets a few times more than expected. The well behaving traffic 
flows destined for the same output as the misbehaving one are under investigation. 
As expected, the results indicate that BPIM scheduler essentially provides no 
protection to the switch and the performance of well behaving traffic flows are 
affected severely. The worst case mean burst delay and worst case maximum 
burst delay of the well behaving flows deteriorate dramatically as the load 
increases. The results, on the contrary, prove that DBPIM scheduling algorithm 
does not suffer from the same shortcomings and is capable of providing protection 
to the switch and giving significantly low burst delay to well behave traffic flows. 
Thus, it is crucial that measures be taken to isolate the well behaving flow from 
the ill behaving one. Simulations are performed for mean burst sizes x of 16 and 
32 to illustrate that same conclusions can be drawn about BPIM and DBPIM 
irrespective of the mean burst size chosen. Besides, our simulation results also 
verify the advantage of scheduling bursty IP traffic at packet level by noticing the 
close alignment of the performance curves for 1,2 and 4 iterations of both 
algorithms. 
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Figure 3.12a The worst case mean burst delay of well behaving flows destined for 
the same output as the misbehaving flow with T = 16. 
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Figure 3.12b The worst case maximum burst delay of well behaving flows 
destined for the same output as the misbehaving flow with T = 16. 
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misbehave traffic with mean burst size - 32 
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Figure 3.13a The worst case mean burst delay of well behaving flows destined for 
the same output as the misbehaving flow with x = 32. 
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misbehave traffic with mean burst size - 32 
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Figure 3.13b The worst case maximum burst delay of well behaving flows 
destined for the same output as the misbehaving flow with x = 32. 
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3.6 Discussions 
Several observations can be drawn from the simulation results. Here, we 
summarize our findings as below: 
• Under uniform traffic scenario, DBPIM begins to take advantage as the 
switch approaches full load. This should be attributed to the deployment of 
combined input-output fair queueing policy. However, such advantage is 
slight for uniform traffic. 
• In the presence of ill behaving flow, DBPIM begins to outperform 
significantly as traffic load increases. While the worst case maximum and 
mean burst delays of the BPIM soars without bound, our algorithm 
manages to give satisfactory delay performance to well behaving flows. 
Obviously, our algorithm is more capable to support QoS for IP over ATM 
scheduling. 
• The performance curves of 1, 2 and 4 iterations align closely which 
verifies the advantage of packet level scheduling. Since once a matching is 
made, it will be reserved into the future, which makes it possible to find 
maximal matching in fewer iterations. 
• Simulation with different mean burst sizes are performed and the results 
agree with each other. This implies that our algorithm performs 
consistently well irrespective of burst sizes. 
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Through simulation results, we show that the deployment of deadline-ordered 
scheme in the scheduling algorithm would be crucial if QoS is going to be 
supported by the ATM switches. Our DBPIM algorithm outperforms the BPIM 
especially in the existence of misbehaving traffic. It regulates bandwidth 
resources allocation according to the contractual commitment associated with 
each traffic flow. Consequently, misbehaving traffic would be punished while the 
well behaving ones would be given better performance 
3.7 Future work 
As suggested by the simulation results, we arrive at a conjecture that the 
combined input-output fair queueing policy can guarantee a per flow delay bound 
to IP traffic. To prove the conjecture is, however, intractable at first sight. 
Nonetheless, we try to formulate the analysis model and set the framework for 
future work. 
Figure 3.14 shows an alternative model [17] which is logically equivalent to our 
DBPS scheme. From the model, there is a server in every FOg. which, in turn, 
maintains several logical flow queues. 
Here，we restate the three phases iterative matching with respect to this model. 
At the request phase, for every unmatched input, the server Sy^ yg.. at FOg.. will 
select a HOB with the highest priority output service tag and send a request to its 
corresponding output O. . 
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logical flow queues 
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• ^ VOQ N1 I • / \ : 
• Y VOQ NN y VOQ: virtual output queues 
| / I: input port 
0: output port 
Figure 3.14 Analysis model for DBFS. 
At the grant phase, the server S^^.of output O. grants a request with the highest 
priority output service t^gOutStamp". 
At the accept phase, the server 5'^.of input /, accepts a grant with the highest 
input service tag InStamp"j^. 
Conceptually, the entire non-blocking input-queued switch with VOQs can be 
treated as a hierarchical link sharing tree structure [18] as shown in figure 3.15. 
The queue at each internal node exists logically, and the service it receives is 
distributed instantaneously to its child nodes in proportion to their relative service 
shares. This service distribution follows the hierarchy until it reaches the leaf 
nodes where there are physical queues. That is, S,.corresponding to the root node 
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(i.e.，physical link), while <S(),.and Sy^ ^^ .^. correspond to the middle level and the 
bottom level leaf nodes, respectively. The delay of packet from flow f is 
defined as the time interval between the appearance of the first bit of the packet in 
switch's input and the arrival of the last bit of the packet in switch's output. To 
achieve a tight delay bound for such hierarchical link sharing with serial servers is 
still a hard topic that requires substantial amount of effort. This part of analysis 
will be left for future research area. 
[ [ — J i z r i z z i k  
Y : 
c ^ J ！ L , ； W , \ / \ 
； V 
^ V V——^  
h ^ H 
Figure 3.15 Hierarchical link sharing tree structure. 
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The Quasi-static DBPIM 
Algorithm 
4.1 Introduction 
In order to support IP OoS demands, IP resources reservations requests (e.g., 
RSVP) have to be mapped to the relevant ATM QoS control parameters. Whether 
the task can be achieved successfully and efficiently depends on a lot of factors. 
One of such is whether the underlying ATM switches are capable of providing the 
required QoS guarantees. One way to attain the goal is to perform static routing 
schemes such as multi-rate circuit switching. Under such scheme, a path is 
established end to end with the peak capacity reserved along the path. Obviously, 
QoS can be guaranteed for every connection. However, such scheme suffers from 
low utilization of the switch because it does not exploit the statistical multiplexing 
gain as offered by the ATM switched network. The shortcoming can be remedied 
by dynamic routing of packets instead. The dynamic routing scheme, also known 
as cell switching, arranges connection pattern on slot basis. However, one of its 
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major drawbacks is the high complexity of computing slot-by-slot path 
assignment, which limits the speed and size of the switch. Besides, it is also 
difficult to support QoS in such a drastic environment. 
Recently, a novel scheduling scheme denoted path switching [19] has been 
proposed in a way to achieve optimal performance in scalable ATM switch. 
Positioning in between the two ends of static and dynamic schemes, path 
switching is a quasi-static routing scheme which uses a set of predetermined 
periodical connection patterns to schedule traffic. 
In this chapter, we show how the path switching principle can be incorporated 
with our DBPIM algorithm to support QoS for each connection whilst 
concurrently achieve high utilization to ATM switching fabric. 
4.2 The quasi-static path switching principle 
Consider 肌 N x N non-blocking switch, we specify the bandwidth requirement 
义“between Input i and Output J with a bandwidth requirement matrix B = [；I"] 
subjecting to stability conditions. Without loss of generality, the link capacity is 
normalized to 1. 
‘A ) ’ o … � � 
� ’ 0 . . . � A M (4.1) 
• • • • 
• • • • 
、义AM，0 J 
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丨,SI, for ally (4.3) 
7=0 • 
Equations 4.2 and 4.3 ensure that the total bandwidth subscription of connections 
does not exceed the maximum capacity of the switch. 
To realize the bandwidth requirement of the above matrix, the above bandwidth 
requirement matrix is converted into the number of ATM cells transmitted. We 
divide the time axis into frames comprising a fixed number of time slots F . In 
each frame, we can transmit at most F cells. To fulfill the bandwidth ；claimed 
by each connection, we need to determine how many cells have to be sent within a 
frame time. This is done by multiplying each 入丨丨 with the frame size F , that is 
c,:/ =入ii X F . Thus, we reserve \c.. ] time slots to ensure every individual 
connection gets its required bandwidth share. 
The following shows the computation of connection pattern. 
… \ n - \ ) ( Co’o C o ’ �. . . C o , - � � 
C = B x F = � ’ 0 义!’ 1 :.• xF= Ci’o … 
‘ • • • ‘ I ： 
‘ • • • . . . • 
义N一i’N—l J �-丨， A M , 
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Note that the matrix C = [c,. ] is known as capacity matrix. From equations 4.2 and 
4.3, the following stability conditions can be deduced. 
AM厂 1 
Z ^ij < 尸,for all/ (4.4) 
,=0 
Z S for a l l / (4.5) 
./=o 
Using this capacity matrix C , we can determine a conflict-free connection 
patterns within a frame. The connections are set up and the patterns will be 
traversed periodically. The problem of determining this set of conflict-free 
patterns is well addressed in [19，20，21]. Here, we use the bipartite graph edge 
coloring approach to find the connection patterns. 
For an TV X A^  input-queued switch, the relationship between the connection pattern 
and the capacity matrix is shown in figure 4.1. 
c 亨 
。 象 ^ ^ 春 。 
I • i \ N 
i • ； C % i • I i Z C i ’ o C i ’ o 
丨 ： 丨 丨 丨 丨 ： 
\ \ ： ^ C n - 1 ’ O ^ N - l , N - l 
I o 
Figure 4.1 Bipartite graph and the corresponding capacity matrix. 
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In the figure, we represent the inputs and outputs as two sets of nodes, namely 
/ a n d O. If input i need to transmit c". cells to output j, then we draw c.. edges 
from input i to output j. Using this representation, we obtain a bipartite graph 
showing the connections between inputs and outputs in F time slots. In order to 
find the actual connection pattern in a particular time slot, we need to separate the 
graph into several graphs with each representing a connection pattern in a single 
time slot. The task of determining a conflict-free schedule is equivalent to the 
edge coloring problem of bipartite graph with F colors, where each color 
represents a time slot within a frame. 
It is well known that a regular bipartite graph of degree F is F-colorable [19]. 
The resulting edge coloring is a one-to-one corresponding to a conflict-free 
schedule of the switch. 
To illustrate, figure 4.2 shows an example with N = 3, F = 3. The capacity matrix 
is calculated as follows: 
广2 n 0 - i 
3 3 fO 2 n 
C = 2 0 丄 x 3 = 2 0 1 
3 3 
1 1 1 U 1 i j 
U 3 3) 
The corresponding bipartite graph and connection patterns are shown in figure 4.2. 
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Time slot 1 Time slot 2 Time slot 3 
Figure 4.2 An example of edge-coloring problem. 
Although the path switching principle is capable of providing guaranteed rate to 
connections, it is, however, inefficient in bandwidth allocation. For instance, 
consider the bandwidth requirement matrix as given below, 
n 丄 V\ 
6 8 4 
0 i 
3 3 
1 ± i J To 2, 
and its corresponding capacity matrix with F = 10. 
'2 2 3' 
C = 4 0 4 
U 1 
Note that the output links are not fully reserved by the inputs because 




Within a frame, there exist some vacant time slots that no packet is transmitted. 
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Anther noteworthy point is that frame size determines the bandwidth granularity. 
In the above matrix, = 1/8 and F = 10 . Since the number of time slots 
allocated for each connection must be an integral number, we allocate 2 time slots 
for this connection although 1/8x10 = 1.6. We reserve more time slots for the 
connection, despite it may not have enough packets to transmit. Alternatively, if 
we choose F = 120，we obtain the new capacity matrix as: 
'20 15 30� 
C = 40 0 40 
, 4 0 1 2 6 0 乂 
and avoid the excessive reservation due to round-off of the capacity matrix. 
However, the drawback of large frame size is the increase in the degree of 
corresponding bipartite graph. This increases the size of schedule that the 
scheduler needs to keep track of and introduces larger delay to packets. 
4.3 The Quasi-static DBPIM algorithm 
Though the quasi-static path scheduling principle is able to guarantee bandwidth 
resources to each flow according to a set of predetermined periodic connection 
patterns, it is, however, not able to fully utilize the switch capacity. 
Here, we integrate the static scheduling scheme with the DBFS strategy with a 
view to, on one hand, support stringent QoS, and concurrently exploit the switch 
capacity and the bursty IP traffic. 
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Our scheme consists of two parts. They are described as follows: 
Quasi-static path scheduling for guaranteed rate provisioning 
This part is pre-computed during the connection setup period. The capacity matrix 
based on the bandwidth requirement of flows is calculated. Instead of reserving 
maximum bandwidth requirement for each connection, we only allocate minimum 
resources to traffic, for the sake of efficient resource utilization. Then the 
connection patterns are determined and reordered in descending order of paths set 
up. Such patterns will be traversed in zigzag order. The rationale behind it is to 
concentrate the vacant ports together so as to facilitate the later operation of 
DBPS strategy. 
DBPIM algorithm for fair allocation of residual bandwidth 
While the static scheme predetermines a minimum set of periodical connection 
paths, our modified DBPIM algorithm settles the unutilized and residual 
bandwidth on the fly. Before proceeding to the modified algorithm, we first 
introduce the necessary tools here. 
As mentioned in chapter 3, each arrival burst is time stamped with a 2-tuple 
service tag [lnStampl,^,OutStamp]) according to its packet number n，source 
port i, flow k and destination port j using deadline-ordered scheme. 
Furthermore, each port, input and output, also maintains a small priority table as 
depicted in figure 4.3. That is, for instance, an input port will classify and store all 
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the corresponding outputs into its three-tiers priority table according to the 
following criteria: 
Priority 
High Port no. 
Medium Port no: IP no. 
Low ^ 
Port nos. 
Figure 4.3 Priority table 
Output from which a path should be set up in the next time slot will be given the 
highest priority. This category can be determined a prior. The second column 
stores the output as well as the pointer to the burst being transmitted in the current 
time slot. This is to exploit the bursty nature of the traffic by granting higher 
priority to constituent cells of a burst. The last column contains the ports from 
which packet will be selected for transmission based on their service tags priority. 
The table is updated slot by slot. 
Then the three phases iteration is described as follow: 
Request: In this phase, if there is a backlogged flow destined for the 
predetermined connection, an input port will only sent a request to 
that output. Otherwise, each input port will send a request to every 
output port whenever there is a backlogged flow destined for it. 
Grant: On receiving multiple requests, each unmatched output grants 
request according to the priority table. A predetermined input will 
be granted first followed by the burst currently transmitted through 
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that output. Otherwise, input port with the highest priority output 
service tag OutStamp" will be granted. 
Accept: If an input port receives more than one grant, it accepts according 
to the priority table. It will accept the predetermined output first 
followed by the burst currently transmitted. Otherwise, the one 
with the highest priority input service tag InStamp.j^ will be 
accepted. 
4.4 An example of Quasi-static DBPIM 
In this section, we illustrate how our scheme works with an example. Consider the 
following connections in a 3 x 3 switch: 
1 3 
= ^ \ \ = - ^0,2 = 0 
^2,0 =去义2’1 = 0 A,2 = ^ 
Notice that only minimum bandwidth is allocated to every connection for the sake 
of efficient resources utilization. First, we apply the path switching principle to 
pre-compute the quasi-static connection pattern. According to the bandwidth 
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requirement matrix B below, we compute the capacity matrix with F = 4 and 
derive the connection patterns accordingly. 
fi A ol 
4 4 
B= 0 1 丄 
4 4 
i 0 1 
U 4 J 
fi 3 
4 4 f l 3 0 � 
C= 0 - - x 4 = O i l 
4 4 
1 0 1 h ij 
U 4 J 
Figure 4.4a shows the bipartite graph and the corresponding conflict-free 
connection patterns. Then, we sort the patterns in descending number of 
connections made (figure 4.4b). The patterns are traversed in forward and reverse 
order. 
V Y 
A j ^ ——•• / \ . 參 、 气 / 、 
1 � 2 9 • ‘ % % • 4 ^ 
Figure 4.4a Connection under static scheduling. 
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" " V V V 
2 # • J 、 d % • 春 
Time s l o t ] Time slot 2 Time slot 3 Time slot 4 
Figure 4.4b Reordered connection patterns. 
" V V V 
• J J • 參 鲁 
Time slot 丨 Time slot 2 Time slot 3 Time slot 4 
^ A . 鲁 
Time slot 8 Time slot 7 Time slot 6 Time slot 5 
Figure 4.5 Two consecutive time frames. 
Figure 4.5 show two consecutive time frames. Notice that connection patterns 
with vacant time slots are grouped together. We then apply the DBPIM algorithm 
to set up the remaining connection paths. 
61 
Chapter 4 The Quasi-static DBPIM algorithm 
Figure 4.6 demonstrates how we deploy the DBPIM algorithm to find maximal 
matching in time slots 4. Since input 0 has a predetermined connection, it only 
sends request to the scheduled output 1, while the other two send requests to every 
output whenever they have a backlogged packet for it. In the grant phase, outputs 
0 and 2 grant inputs 2 and 1 respectively since bursts currently transmitted are 
given higher priority with a view to minimize the burst delay. 
It is noteworthy that, even if a connection ceases to show up for a reserved time 
slot，our scheme will, on the fly, relocates the unutilised bandwidth among 
backlogged connections. (E.g. time slot 6 in figure 4.7) 
Figure 4.7 shows the connection patterns under the Quasi-static DBPIM algorithm. 
To summarize, under our scheme, we fully exploit the switch capacity by fairly 
allocating the residual bandwidth among backlogged connections in a best-effort 
manner. Since some of the transmission paths are pre-computed in advance, it 
reduces the size of corresponding bipartite matching of inputs and outputs. As a 
result, we can reduce the number of iterations used and decrease the complexity of 
the scheduling algorithm. The algorithm is able to support each connection with 
guaranteed rate while, at the same time, maintains high system utilization. 
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Figure 4.6 Quasi-static DBPIM in time slot 4. 
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In this thesis, we propose a generalized scheduling policy, denoted Deadline-
ordered Burst-based Parallel Scheduling Strategy (DBPS), to cater for the IP-
over-ATM scheduling issues. Aim at minimizing the burst delay, our strategy 
exploits the bursty and correlated nature of IP traffic by scheduling them at packet 
level. Besides, we preserve the desirable feature of parallelism and iteration in 
finding maximal matching between inputs and outputs, which allows the switch to 
be scalable and operate at high speed. Instead of making random grants and 
accepts as in PIM and the like algorithms, we propose a combined input-output 
fair queueing mechanism that is able to render protection to well behaving 
connections and facilitate fair bandwidth allocation. To demonstrate how our 
strategy works, we illustrate with an exemplifying algorithm called Deadline-
ordered Burst-based Iterative Matching (DBPIM). Through simulation, we show 
that the algorithm manages to provide constrained worst case burst delay to well 
behaving connections even in the presence of ill behaving connections. This is 
crucial if QoS is going to be supported in the ATM switched network. We also 
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formulate a framework for delay bound analysis of our algorithm. We speculate 
that，as implied by the simulation results, our algorithm is able to provide a 
deterministic delay bound for each connection. The mathematical analysis will be 
left for future work. 
Another issue of concern is to provide bandwidth guarantee to traffic flows. While 
the quasi-static path switching principle is able to provide guaranteed rate to each 
connection, it is, however, ineffective to utilize switch capacity. Thus, we propose 
to incorporate our scheduling strategy with the principle m a way to support 
bandwidth guarantee, exploit bursty nature of IP traffic and concurrently achieve 
high utilization to the ATM switching fabric. 
Our work has led to a conference paper to be presented in the 2001 International 
Symposium on Performance Evaluation of Computer and Telecommunication 
Systems (SPECTS 2001)，15-19 July 2001, Orlando, Florida, USA. 
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